GO Electronics
Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Filter
Recent
Hot!
Most votes
Most answers
Most views
Previous GATE
Featured
Hot questions in Analog Circuits
0
votes
0
answers
41
GATE ECE 2016 Set 2 | Question: 11
The Ebers-Moll model of a $BJT$ is valid only in active mode only in active and saturation modes only in active and cut-off modes in active, saturation and cut-off modes
The Ebers-Moll model of a $BJT$ is valid only in active modeonly in active and saturation modesonly in active and cut-off modesin active, saturation and cut-off modes
Milicevic3306
16.0k
points
116
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2016-ec-2
analog-circuits
bipolar-junction-transistor
+
–
0
votes
0
answers
42
GATE ECE 2015 Set 2 | Question: 39
The diode in the circuit given below has $V_{ON} = 0.7\:V$ but is ideal otherwise. The current $(\text{in}\: mA)$ in the $4\: k\Omega$ resistor is _______.
The diode in the circuit given below has $V_{ON} = 0.7\:V$ but is ideal otherwise. The current $(\text{in}\: mA)$ in the $4\: k\Omega$ resistor is _______.
Milicevic3306
16.0k
points
115
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-2
numerical-answers
analog-circuits
diodes
+
–
0
votes
0
answers
43
GATE ECE 2015 Set 3 | Question: 9
Which one of the following processes is preferred to form the gate dielectric $(SiO_{2})$ of MOSFETs ? Sputtering Molecular beam epitaxy Wet oxidation Dry oxidation
Which one of the following processes is preferred to form the gate dielectric $(SiO_{2})$ of MOSFETs ? Sputtering Molecular beam epitaxy Wet oxidation Dry oxidation
Milicevic3306
16.0k
points
113
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-3
analog-circuits
mosfet
+
–
0
votes
0
answers
44
GATE ECE 2016 Set 1 | Question: 18
What is the voltage $V_{out}$ in the following circuit ? $0 V$ ($\mid V_T$ of PMOS$\mid$ + $V_T$ of NMOS)$/2$ Switching threshold of inverter $V_{DD}$
What is the voltage $V_{out}$ in the following circuit ?$0 V$($\mid V_T$ of PMOS$\mid$ + $V_T$ of NMOS)$/2$Switching threshold of inverter$V_{DD}$
Milicevic3306
16.0k
points
110
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2016-ec-1
analog-circuits
pmos
+
–
0
votes
0
answers
45
GATE ECE 2016 Set 1 | Question: 33
An AC voltage source $V = 10 \sin(t)$ volts is applied to the following network. Assume that $R_1 = 3 k\Omega$, $R_2 = 6 k\Omega$ and $R_3 = 9k\Omega$, and that the diode is ideal. RMS current $I_{rms}$(in mA) through the diode is _______
An AC voltage source $V = 10 \sin(t)$ volts is applied to the following network. Assume that $R_1 = 3 k\Omega$, $R_2 = 6 k\Omega$ and $R_3 = 9k\Omega$, and that the diode...
Milicevic3306
16.0k
points
109
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2016-ec-1
numerical-answers
analog-circuits
+
–
0
votes
0
answers
46
GATE ECE 2015 Set 3 | Question: 11
In the circuit shown in the figure, the BJT has a current gain $(\beta)$ of $50.$ For an emitter-base voltage ܸ $V_{EB} = 600\: mV,$ the emitter-collector voltage $V_{EC}$ (in Volts) is _______.
In the circuit shown in the figure, the BJT has a current gain $(\beta)$ of $50.$ For an emitter-base voltage ܸ $V_{EB} = 600\: mV,$ the emitter-collector voltage $V_{EC...
Milicevic3306
16.0k
points
108
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-3
numerical-answers
analog-circuits
bipolar-junction-transistor
+
–
0
votes
0
answers
47
GATE ECE 2016 Set 2 | Question: 45
In the feedback system shown below $G\left ( s \right )=\frac{1}{\left ( s^{2}+2s \right )}$. The step response of the closed-loop system should have minimum settling time and have no overshoot. The required value of gain $k$ to achieve this is __________
In the feedback system shown below $G\left ( s \right )=\frac{1}{\left ( s^{2}+2s \right )}$. The step response of the closed-loop system should have minimum settling tim...
Milicevic3306
16.0k
points
106
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2016-ec-2
numerical-answers
analog-circuits
feedback
+
–
0
votes
0
answers
48
GATE ECE 2016 Set 1 | Question: 22
A superheterodyne receiver operates in the frequency range of $58$ MHz – $68$ MHz. The intermediate frequency $f_{IF}$ and local oscillator frequency $f_{LO}$ are chosen such that $f_{IF} \leq f_{LO}$. It is required that the image frequencies fall outside the $58$ MHz – $68$ MHz band. The minimum required $f_{IF}$ (in MHz) is _________
A superheterodyne receiver operates in the frequency range of $58$ MHz – $68$ MHz. The intermediate frequency $f_{IF}$ and local oscillator frequency $f_{LO}$ are cho...
Milicevic3306
16.0k
points
106
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2016-ec-1
numerical-answers
analog-circuits
oscillator
+
–
0
votes
0
answers
49
GATE ECE 2015 Set 3 | Question: 18
Consider a four-point moving average filter defined by the equation $y[n] = \displaystyle{}\sum _{i=0}^{3}\alpha_{i}\:x[n-i].$ ... $\alpha_{1} = \alpha_{2} = 0;\:\alpha_{0} = \alpha_{3}$
Consider a four-point moving average filter defined by the equation $y[n] = \displaystyle{}\sum _{i=0}^{3}\alpha_{i}\:x[n-i].$ The condition on the filter coefficients t...
Milicevic3306
16.0k
points
102
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-3
analog-circuits
filters
+
–
0
votes
0
answers
50
GATE ECE 2014 Set 4 | Question: 39
For the common collector amplifier shown in the figure, the BJT has high $\beta$, negligible $V_{CE(sat)}$, and $V_{BE}=0.7 \: V$. The maximum undistorted peak-to-peak output voltage $v_o$ (in Volts) is __________
For the common collector amplifier shown in the figure, the BJT has high $\beta$, negligible $V_{CE(sat)}$, and $V_{BE}=0.7 \: V$. The maximum undistorted peak-to-peak ou...
Milicevic3306
16.0k
points
177
views
Milicevic3306
asked
Mar 26, 2018
Analog Circuits
gate2014-ec-4
numerical-answers
bjt-and-mosfet-amplifiers
analog-circuits
+
–
0
votes
0
answers
51
GATE ECE 2014 Set 4 | Question: 37
Consider the common-collector amplifier in the figure (bias circuitry ensures that the transistor operates in forward active region, but has been omitted for simplicity). Let $I_C$ be the collector current, $V_{BE}$ be the base-emitter voltage and $V_T$ be the ... of values of $R_E$? $g_mR_E <<1$ $I_CR_E>>V_T$ $g_mr_o>>1$ $V_{BE}>>V_T$
Consider the common-collector amplifier in the figure (bias circuitry ensures that the transistor operates in forward active region, but has been omitted for simplicity)....
Milicevic3306
16.0k
points
176
views
Milicevic3306
asked
Mar 26, 2018
Analog Circuits
gate2014-ec-4
analog-circuits
amplifier
+
–
0
votes
0
answers
52
GATE ECE 2015 Set 2 | Question: 12
In the circuit shown, $V_{0} = V_{0A}$ for switch $SW$ in position $A$ and $V_{0} = V_{0B}$ for $SW$ in position $B$. Assume that the opamp is ideal. The value of $\dfrac{V_{0B}}{V_{0A}}$ is ___________.
In the circuit shown, $V_{0} = V_{0A}$ for switch $SW$ in position $A$ and $V_{0} = V_{0B}$ for $SW$ in position $B$. Assume that the opamp is ideal. The value of $\dfrac...
Milicevic3306
16.0k
points
92
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-2
numerical-answers
analog-circuits
op-amps
+
–
0
votes
0
answers
53
GATE ECE 2014 Set 1 | Question: 12
In the ac equivalent circuit shown in the figure, if $i_{in}$ is the input current and $R_{F}$ is very large, the type of feedback is voltage-voltage feedback voltage-current feedback current-voltage feedback current-current feedback
In the ac equivalent circuit shown in the figure, if $i_{in}$ is the input current and $R_{F}$ is very large, the type of feedback isvoltage-voltage feedbackvoltage-curre...
Milicevic3306
16.0k
points
171
views
Milicevic3306
asked
Mar 25, 2018
Analog Circuits
gate2014-ec-1
analog-circuits
control-systems
+
–
0
votes
0
answers
54
GATE ECE 2015 Set 3 | Question: 13
In the circuit shown, assume that diodes $D_{1}$ and $D_{2}$ are ideal. In the steady state condition, the average voltage $V_{ab}$ (in Volts) across the $0.5\: \mu F$ capacitor is ______.
In the circuit shown, assume that diodes $D_{1}$ and $D_{2}$ are ideal. In the steady state condition, the average voltage $V_{ab}$ (in Volts) across the $0.5\: \mu F$ ca...
Milicevic3306
16.0k
points
91
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-3
numerical-answers
analog-circuits
+
–
0
votes
0
answers
55
GATE ECE 2015 Set 3 | Question: 39
In the circuit shown, assume that the opamp is ideal. If the gain $(v_{0} / v_{in})$ is $–12,$ the value of $R\: (\text{in}\: k\Omega)$ is _____.
In the circuit shown, assume that the opamp is ideal. If the gain $(v_{0} / v_{in})$ is $–12,$ the value of $R\: (\text{in}\: k\Omega)$ is _____.
Milicevic3306
16.0k
points
90
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-3
analog-circuits
op-amps
+
–
0
votes
0
answers
56
GATE ECE 2016 Set 1 | Question: 40
An ideal opamp has voltage sources $V_1, V_3, V_5, \dots, V_{N-1}$ connected to the non-inverting input and $V_2, V_4, V_6, \dots, V_N$ connected to the inverting input as shown in the figure below $(+V_{CC}= 15$ volt, $ - V_{CC} = - 15$ volt ... $N$ approaches infinity, the output voltage (in volt) is _________
An ideal opamp has voltage sources $V_1, V_3, V_5, \dots, V_{N-1}$ connected to the non-inverting input and $V_2, V_4, V_6, \dots, V_N$ connected to the inverting input a...
Milicevic3306
16.0k
points
89
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2016-ec-1
numerical-answers
analog-circuits
op-amps
+
–
0
votes
0
answers
57
GATE ECE 2015 Set 2 | Question: 30
An $LC$ tank circuit consists of an ideal capacitor $C$ connected in parallel with a coil of inductance $L$ having an internal resistance $R.$ The resonant frequency of the tank circuit is $\dfrac{1}{2\pi \sqrt{LC}}$ ... $\dfrac{1}{2\pi \sqrt{LC}}\left(1-R^{2}\dfrac{C}{L}\right)$
An $LC$ tank circuit consists of an ideal capacitor $C$ connected in parallel with a coil of inductance $L$ having an internal resistance $R.$ The resonant frequency of t...
Milicevic3306
16.0k
points
88
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-2
analog-circuits
tank-circuits
differential-equations
+
–
0
votes
0
answers
58
GATE ECE 2015 Set 1 | Question: 34
A MOSFET in saturation has a drain current of $1$ mA for $V_{DS} =0.5 \: V$. If the channel length modulation coefficient is $0.05 \: V^{-1}$, the output resistance (in $k \Omega$) of the MOSFET is ___________.
A MOSFET in saturation has a drain current of $1$ mA for $V_{DS} =0.5 \: V$. If the channel length modulation coefficient is $0.05 \: V^{-1}$, the output resistance (in $...
Milicevic3306
16.0k
points
87
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-1
numerical-answers
analog-circuits
mosfet
+
–
0
votes
0
answers
59
GATE ECE 2015 Set 2 | Question: 8
The $2$-port admittance matrix of the circuit shown is given by $\begin{bmatrix}0.3 &0.2 \\0.2 &0.3 \end{bmatrix}$ $\begin{bmatrix} 15&5 \\5 &15 \end{bmatrix}$ $\begin{bmatrix} 3.33&5 \\5 &3.33 \end{bmatrix}$ $\begin{bmatrix} 0.3&0.4 \\0.4 &0.3 \end{bmatrix}$
The $2$-port admittance matrix of the circuit shown is given by$\begin{bmatrix}0.3 &0.2 \\0.2 &0.3 \end{bmatrix}$$\begin{bmatrix} 15&5 \\5 &15 \end{bmatrix}$$\begin{bmatr...
Milicevic3306
16.0k
points
85
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-2
analog-circuits
+
–
0
votes
0
answers
60
GATE ECE 2015 Set 3 | Question: 41
In the circuit shown, assume that the diodes $D1$ and $D2$ are ideal. The average value of voltage $V_{ab}\: (\text{in Volts}),$ across terminals $‘a’$ and $‘b’$ is _________.
In the circuit shown, assume that the diodes $D1$ and $D2$ are ideal. The average value of voltage $V_{ab}\: (\text{in Volts}),$ across terminals $‘a’$ and $‘b’$ ...
Milicevic3306
16.0k
points
83
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-3
numerical-answers
analog-circuits
diodes
+
–
0
votes
0
answers
61
GATE ECE 2015 Set 1 | Question: 40
In the circuit shown, assume that the opamp is ideal. The bridge output voltage $V_0$ (in mV) for $\delta=0.05$ is __________
In the circuit shown, assume that the opamp is ideal. The bridge output voltage $V_0$ (in mV) for $\delta=0.05$ is __________
Milicevic3306
16.0k
points
78
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-1
numerical-answers
analog-circuits
op-amps
+
–
0
votes
0
answers
62
GATE ECE 2015 Set 1 | Question: 39
For the NMOSFET in the circuit shown, the threshold voltage is $V_{th}$, where $V_{th}>0$. The source voltage $V_{SS}$ is varied from $0$ to $V_{DD}$. Neglecting the channel length modulation, the drain current $I_D$ as a function of $V_{SS}$ is represented by
For the NMOSFET in the circuit shown, the threshold voltage is $V_{th}$, where $V_{th}>0$. The source voltage $V_{SS}$ is varied from $0$ to $V_{DD}$. Neglecting the chan...
Milicevic3306
16.0k
points
77
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-1
analog-circuits
mosfet
+
–
0
votes
0
answers
63
GATE ECE 2015 Set 3 | Question: 8
At very high frequencies, the peak output voltage $V_{0}$ (in Volts) is _______.
At very high frequencies, the peak output voltage $V_{0}$ (in Volts) is _______.
Milicevic3306
16.0k
points
76
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-3
numerical-answers
analog-circuits
+
–
0
votes
0
answers
64
GATE ECE 2014 Set 1 | Question: 10
If fixed positive charges are present in the gate oxide of an $n$-channel enhancement type MOSFET, it will lead to a decrease in the threshold voltage channel length modulation an increase in substrate leakage current an increase in accumulation capacitance
If fixed positive charges are present in the gate oxide of an $n$-channel enhancement type MOSFET, it will lead to a decrease in the threshold voltagechannel length modul...
Milicevic3306
16.0k
points
154
views
Milicevic3306
asked
Mar 25, 2018
Analog Circuits
gate2014-ec-1
analog-circuits
mosfet
+
–
0
votes
0
answers
65
GATE ECE 2015 Set 2 | Question: 41
For the voltage regulator circuit shown, the input voltage $(V_{in})$ is $20 V \pm 20\%$ and the regulated output voltage $(V_{out})$ is $10\: V.$ Assume the opamp to be ideal. For a load $R_L$ drawing $200\: mA,$ the maximum power dissipation in $Q_{1}\:\text{(in Watts)}$ is ________.
For the voltage regulator circuit shown, the input voltage $(V_{in})$ is $20 V \pm 20\%$ and the regulated output voltage $(V_{out})$ is $10\: V.$ Assume the opamp to be ...
Milicevic3306
16.0k
points
71
views
Milicevic3306
asked
Mar 27, 2018
Analog Circuits
gate2015-ec-2
numerical-answers
analog-circuits
op-amps
+
–
0
votes
0
answers
66
GATE ECE 2014 Set 1 | Question: 37
In the voltage regulator circuit shown in the figure, the op-amp is ideal. The BJT has $V_{BE} = 0.7\:V$ and $\beta = 100,$ and the zener voltage is $4.7\:V.$ For a regulated output of $9\:V,$ the value of $R$ (in $\Omega)$ is ______.
In the voltage regulator circuit shown in the figure, the op-amp is ideal. The BJT has $V_{BE} = 0.7\:V$ and $\beta = 100,$ and the zener voltage is $4.7\:V.$ For a regul...
Milicevic3306
16.0k
points
146
views
Milicevic3306
asked
Mar 25, 2018
Analog Circuits
gate2014-ec-1
numerical-answers
analog-circuits
op-amps
bipolar-junction-transistor
+
–
0
votes
0
answers
67
GATE ECE 2014 Set 1 | Question: 34
A BJT is biased in forward active mode. Assume $V_{EE} = 0.7\:V, \: kT/q = 25\:mV$ and reverse saturation current $I_{S} = 10^{-13}\:A.$ The transconductance of the BJT (in $mA/V$) is __________
A BJT is biased in forward active mode. Assume $V_{EE} = 0.7\:V, \: kT/q = 25\:mV$ and reverse saturation current $I_{S} = 10^{-13}\:A.$ The transconductance of the BJT ...
Milicevic3306
16.0k
points
145
views
Milicevic3306
asked
Mar 25, 2018
Analog Circuits
gate2014-ec-1
numerical-answers
bipolar-junction-transistor
analog-circuits
+
–
0
votes
0
answers
68
GATE ECE 2013 | Question: 42
In the circuit shown below, $Q_{1}$ has negligible collector-to-emitter saturation voltage and the diode drops negligible voltage across it under forward bias. If $V_{cc}$ is $+5 V, X$ and $Y$ are digital signals with $0\: V$ as logic $0$ and $V_{cc}$ as logic $1,$ then the Boolean expression for $Z$ is $XY$ $\overline{X}Y$ $X\overline{Y}$ $\overline{XY}$
In the circuit shown below, $Q_{1}$ has negligible collector-to-emitter saturation voltage and the diode drops negligible voltage across it under forward bias. If $V_{cc}...
Milicevic3306
16.0k
points
149
views
Milicevic3306
asked
Mar 25, 2018
Analog Circuits
gate2013-ec
analog-circuits
diodes
+
–
0
votes
0
answers
69
GATE ECE 2014 Set 4 | Question: 35
Consider two BJTs biased at the same collector current with area $A_1=0.2 \mu m \times 0.2 \mu m$ and $A_2 = 300 \mu m \times 300 \mu m$. Assuming that all other device parameters are identical, $kT/q=26 \: mV$, the intrinsic carrier concentration ... $V_{BE1}-V_{BE2})$ is ________.
Consider two BJTs biased at the same collector current with area $A_1=0.2 \mu m \times 0.2 \mu m$ and $A_2 = 300 \mu m \times 300 \mu m$. Assuming that all other device p...
Milicevic3306
16.0k
points
142
views
Milicevic3306
asked
Mar 26, 2018
Analog Circuits
gate2014-ec-4
numerical-answers
analog-circuits
bipolar-junction-transistor
+
–
0
votes
0
answers
70
GATE ECE 2013 | Question: 41
In the circuit shown below the $\text{op-amps}$ are ideal. Then $V_{\text{out}}$ in $\text{Volts}$ is $4$ $6$ $8$ $10$
In the circuit shown below the $\text{op-amps}$ are ideal. Then $V_{\text{out}}$ in $\text{Volts}$ is$4$$6$$8$$10$
Milicevic3306
16.0k
points
148
views
Milicevic3306
asked
Mar 25, 2018
Analog Circuits
gate2013-ec
analog-circuits
electronic-devices
+
–
0
votes
0
answers
71
GATE ECE 2014 Set 2 | Question: 12
In the differential amplifier shown in the figure, the magnitude of the common-mode and differential-mode gains are $A_{CM}$ and $A_{d},$ respectively. If the resistance $R_{E}$ is increased, then $A_{cm}$ increases common-mode rejection ratio increases $A_{d}$ increases common-mode rejection ratio decreases
In the differential amplifier shown in the figure, the magnitude of the common-mode and differential-mode gains are $A_{CM}$ and $A_{d},$ respectively. If the resistance ...
Milicevic3306
16.0k
points
142
views
Milicevic3306
asked
Mar 26, 2018
Analog Circuits
gate2014-ec-2
analog-circuits
amplifier
+
–
0
votes
0
answers
72
GATE ECE 2014 Set 2 | Question: 9
An increase in the base recombination of a BJT will increase the common emitter dc current gain $\beta$ the breakdown voltage $BV_{CEO}$ the unity-gain cut-off frequency $f_{T}$ the transconductance $g_{m}$
An increase in the base recombination of a BJT will increasethe common emitter dc current gain $\beta$the breakdown voltage $BV_{CEO}$the unity-gain cut-off frequency $f_...
Milicevic3306
16.0k
points
141
views
Milicevic3306
asked
Mar 26, 2018
Analog Circuits
gate2014-ec-2
analog-circuits
bipolar-junction-transistor
+
–
0
votes
0
answers
73
GATE ECE 2014 Set 1 | Question: 13
In the low-pass filter shown in the figure, for a cut-off frequency of $5\:kHz,$ the value of $R_{2}\:(\text{in}\:k\Omega)$ is ______.
In the low-pass filter shown in the figure, for a cut-off frequency of $5\:kHz,$ the value of $R_{2}\:(\text{in}\:k\Omega)$ is ______.
Milicevic3306
16.0k
points
139
views
Milicevic3306
asked
Mar 25, 2018
Analog Circuits
gate2014-ec-1
numerical-answers
analog-circuits
low-pass-filters
+
–
0
votes
0
answers
74
GATE ECE 2014 Set 4 | Question: 13
The circuit shown represents a bandpass filter a voltage controlled oscillator an amplitude modulator a monostable multivibrator
The circuit shown representsa bandpass filtera voltage controlled oscillatoran amplitude modulatora monostable multivibrator
Milicevic3306
16.0k
points
131
views
Milicevic3306
asked
Mar 26, 2018
Analog Circuits
gate2014-ec-4
analog-circuits
oscillator
+
–
0
votes
0
answers
75
GATE ECE 2013 | Question: 43
A voltage $1000 \sin\omega t\:\: \text{Volts}$ is applied across $YZ.$ Assuming ideal diodes, the voltage measured across $WX$ in $\text{Volts},$ is $\sin \omega t$ $(\sin \omega t \:+ \mid \sin \omega t \mid)/2$ $(\sin \omega t \: - \mid \sin \omega t \mid)/2$ $0$ for all $t$
A voltage $1000 \sin\omega t\:\: \text{Volts}$ is applied across $YZ.$ Assuming ideal diodes, the voltage measured across $WX$ in $\text{Volts},$ is $\sin \omega t$$(\sin...
Milicevic3306
16.0k
points
134
views
Milicevic3306
asked
Mar 25, 2018
Analog Circuits
gate2013-ec
analog-circuits
diodes
+
–
0
votes
0
answers
76
GATE ECE 2012 | Question: 50
In the three dimensional view of a silicon n-channel MOS transistor shown below, $\delta=20\:nm$. The transistor is of width $1\: \mu m$. The depletion width formed at every p-n junction is $10\:nm$. The relative permittivities of $Si$ and $SiO_2$, respectively, are ... $0.7\:fF$ $0.7\:pF$ $0.35\:fF$ $0.24\:pF$
In the three dimensional view of a silicon n-channel MOS transistor shown below, $\delta=20\:nm$. The transistor is of width $1\: \mu m$. The depletion width formed at ev...
Milicevic3306
16.0k
points
150
views
Milicevic3306
asked
Mar 25, 2018
Analog Circuits
gate2012-ec
analog-circuits
mos-transistor
+
–
0
votes
0
answers
77
GATE ECE 2014 Set 3 | Question: 11
The desirable characteristics of a transconductance amplifier are high input resistance and high output resistance high input resistance and low output resistance low input resistance and high output resistance low input resistance and low output resistance
The desirable characteristics of a transconductance amplifier are high input resistance and high output resistancehigh input resistance and low output resistancelow input...
Milicevic3306
16.0k
points
120
views
Milicevic3306
asked
Mar 26, 2018
Analog Circuits
gate2014-ec-3
amplifier
analog-circuits
+
–
0
votes
0
answers
78
GATE ECE 2014 Set 1 | Question: 39
For the amplifier shown in the figure, the BJT parameters are $V_{BE} = 0.7\:V, \beta = 200,$ and thermal voltage $V_{T} = 25\:mV.$ The voltage gain $(v_{0}/v_{i})$ of the amplifier is ______.
For the amplifier shown in the figure, the BJT parameters are $V_{BE} = 0.7\:V, \beta = 200,$ and thermal voltage $V_{T} = 25\:mV.$ The voltage gain $(v_{0}/v_{i})$ of th...
Milicevic3306
16.0k
points
118
views
Milicevic3306
asked
Mar 25, 2018
Analog Circuits
gate2014-ec-1
numerical-answers
analog-circuits
bjt-and-mosfet-amplifiers
+
–
0
votes
0
answers
79
GATE ECE 2014 Set 1 | Question: 38
In the circuit shown the op-amp has finite input impedance, infinite voltage gain, and zero input offset voltage. The output voltage $V_{out}$ is $-I_{2}(R_{1} + R_{2})$ $I_{2}R_{2}$ $I_{1}R_{2}$ $-I_{1}(R_{1} + R_{2})$
In the circuit shown the op-amp has finite input impedance, infinite voltage gain, and zero input offset voltage. The output voltage $V_{out}$ is $-I_{2}(R_{1} + R_{2})$$...
Milicevic3306
16.0k
points
110
views
Milicevic3306
asked
Mar 25, 2018
Analog Circuits
gate2014-ec-1
op-amps
analog-circuits
electronic-devices
+
–
0
votes
0
answers
80
GATE ECE 2014 Set 3 | Question: 38
Assuming that the Op-amp in the circuit shown is ideal, $V_{o}$ is given by $\frac{5}{2}V_{1}-3V_{2} \\$ $2V_{1}-\frac{5}{2}V_{2} \\$ $-\frac{3}{2}V_{1}+\frac{7}{2}V_{2} \\$ $-3V_{1}+\frac{11}{2}V_{2}$
Assuming that the Op-amp in the circuit shown is ideal, $V_{o}$ is given by $\frac{5}{2}V_{1}-3V_{2} \\$$2V_{1}-\frac{...
Milicevic3306
16.0k
points
109
views
Milicevic3306
asked
Mar 26, 2018
Analog Circuits
gate2014-ec-3
analog-circuits
op-amps
+
–
Page:
« prev
1
2
3
4
next »
GO Electronics
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register