Register
Filter

Recent questions in Digital Circuits

2 votes
1 answer
1
GATE ECE 2010 | Question: 11
Match the logic gates in Column A with their equivalents in Column B. $\text{P-2, Q-4, R-1, S-3}$ $\text{P-4, Q-2, R-1, S-3}$ $\text{P-2, Q-4, R-3, S-1}$ $\text{P-4, Q-2, R-3, S-1}$
Match the logic gates in Column A with their equivalents in Column B.$\text{P-2, Q-4, R-1, S-3}$$\text{P-4, Q-2, R-1, S-3}$$\text{P-2, Q-4, R-3, S-1}$$\text{P-4, Q-2, R-3...
2 votes
1 answer
2
GATE ECE 2010 | Question: 12
For the output $\text{F}$ to be $1$ in the logic circuit shown, the input combination should be $\mathrm{A}=1, \mathrm{~B}=1, \mathrm{C}=0$ $\text{A = 1, B = 0, C = 0}$ $\mathrm{A}=0, \mathrm{~B}=1, \mathrm{C}=0$ $\text{A = 0, B = 0, C = 1}$
For the output $\text{F}$ to be $1$ in the logic circuit shown, the input combination should be$\mathrm{A}=1, \mathrm{~B}=1, \mathrm{C}=0$$\text{A = 1, B = 0, C = 0}$$\ma...
2 votes
1 answer
3
GATE ECE 2010 | Question: 37
Assuming that all flip-flops are in reset condition initially, the count sequence observed at $\text{Q}_\text{A}$ in the circuit shown is $0010111 \ldots$ $0001011 \ldots$ $0101111 \ldots$ $0110100 \ldots$
Assuming that all flip-flops are in reset condition initially, the count sequence observed at $\text{Q}_\text{A}$ in the circuit shown is$0010111 \ldots$$0001011 \ldots$$...
2 votes
1 answer
4
GATE ECE 2010 | Question: 39
The Boolean function realized by the logic circuit shown is $\text{F} = \sum_{\text{m}} (0, 1, 3, 5, 9, 10, 14)$ $\text{F}=\sum_{\text{m}}(2,3,5,7,8,12,13)$ $\text{F}=\sum_{\text{m}}(1,2,4,5,11, 14,15)$ $\text{F}= \sum_{\text{m}}(2,3,5,7,8,9,12)$
The Boolean function realized by the logic circuit shown is$\text{F} = \sum_{\text{m}} (0, 1, 3, 5, 9, 10, 14)$$\text{F}=\sum_{\text{m}}(2,3,5,7,8,12,13)$$\text{F}=\sum_{...
2 votes
1 answer
5
GATE ECE 2011 | Question: 7
The logic function implemented by the circuit below is (ground implies a logic $\text{“0”})$ $\text{F=AND(P,Q})$ $\text{F=OR(P,Q})$ $\text{F=XNOR(P,Q})$ $\text{F=XOR(P,Q})$
The logic function implemented by the circuit below is (ground implies a logic $\text{“0”})$$\text{F=AND(P,Q})$$\text{F=OR(P,Q})$$\text{F=XNOR(P,Q})$$\text{F=XOR(P,Q}...
3 votes
1 answer
8
GATE ECE 2021 | Question: 11
​​​​​​​If $(1235)_{x}\:=\:(3033)_{y}$, where $x$ and $y$ indicate the bases of the corresponding numbers, then $x\:=\:7$ and $y\:=\:5$ $x\:=\:8$ and $y\:=\:6$ $x\:=\:6$ and $y\:=\:4$ $x\:=\:9$ and $y\:=\:7$
​​​​​​​If $(1235)_{x}\:=\:(3033)_{y}$, where $x$ and $y$ indicate the bases of the corresponding numbers, then$x\:=\:7$ and $y\:=\:5$$x\:=\:8$ and $y\:=\:6$...
0 votes
0 answers
9
GATE ECE 2021 | Question: 12
​​​​​​Addressing of a $32K\:\times\:16$ memory is realized using a single decoder. The minimum number of $\text{AND}$ gates required for the decoder is $2^{8}$ $2^{32}$ $2^{15}$ $2^{19}$
​​​​​​Addressing of a $32K\:\times\:16$ memory is realized using a single decoder. The minimum number of $\text{AND}$ gates required for the decoder is$2^{8}$...
0 votes
0 answers
14
GATE ECE 2020 | Question: 19
In an $8085$ microprocessor, the number of address lines required to access a $16$ K byte memory bank is ____________ .
In an $8085$ microprocessor, the number of address lines required to access a $16$ K byte memory bank is ____________ .
0 votes
0 answers
15
GATE ECE 2020 | Question: 20
A $10$-bit D/A converter is calibrated over the full range from $0$ to $10$ V. If the input to the D/A converter is $13 \:A$ (in hex), the output ( rounded off to three decimal places) is __________ $V$.
A $10$-bit D/A converter is calibrated over the full range from $0$ to $10$ V. If the input to the D/A converter is $13 \:A$ (in hex), the output ( rounded off to three d...
0 votes
0 answers
18
GATE ECE 2019 | Question: 14
In the circuit shown, what are the values of $F$ for $EN=0$ and $EN=1,$ respectively? $\text{0 and D}$ $\text{Hi-Z and D}$ $\text{0 and 1}$ $\text{Hi-Z and}$ $ \overline{D}$
In the circuit shown, what are the values of $F$ for $EN=0$ and $EN=1,$ respectively?$\text{0 and D}$$\text{Hi-Z and D}$$\text{0 and 1}$$\text{Hi-Z and}$ $ \overline{D}$
0 votes
0 answers
19
GATE ECE 2019 | Question: 15
In the circuit shown, $A$ and $B$ are the inputs and $F$ is the output. What is the functionality of the circuit? Latch XNOR SRAM Cell XOR
In the circuit shown, $A$ and $B$ are the inputs and $F$ is the output. What is the functionality of the circuit?LatchXNORSRAM CellXOR
0 votes
0 answers
22
GATE ECE 2016 Set 3 | Question: 17
The logic functionality realized by the circuit shown below is $OR$ $XOR$ $NAND$ $AND$
The logic functionality realized by the circuit shown below is $OR$$XOR$$NAND$$AND$
0 votes
0 answers
23
GATE ECE 2016 Set 3 | Question: 18
The minimum number of $2$-input $NAND$ gates required to implement a $2$-input $XOR$ gate is $4$ $5$ $6$ $7$
The minimum number of $2$-input $NAND$ gates required to implement a $2$-input $XOR$ gate is$4$$5$$6$$7$
2 votes
1 answer
24
GATE ECE 2016 Set 3 | Question: 43
Following is the K-map of a Boolean function of five variables $P,Q,R,S$ and $X$ ... $\overline{Q}\:S\:X+\;Q\:\overline{S}\:\overline{X}$ $\overline{Q}\:S+\;Q\overline{S}$
Following is the K-map of a Boolean function of five variables $P,Q,R,S$ and $X$. The minimum sum-of-product (SOP) expression for the function is$\overline{P}\:\overline{...
0 votes
0 answers
34
GATE ECE 2016 Set 1 | Question: 43
The functionality implemented by the circuit below is $2$-to-$1$ multiplexer $4$-to-$1$ multiplexer $7$-to-$1$ multiplexer $6$-to-$1$ multiplexer
The functionality implemented by the circuit below is$2$-to-$1$ multiplexer $4$-to-$1$ multiplexer$7$-to-$1$ multiplexer$6$-to-$1$ multiplexer
0 votes
0 answers
37
GATE ECE 2015 Set 3 | Question: 16
Which one of the following $8085$ microprocessor programs correctly calculates the product of two $8$-bit numbers stored in registers $B$ and $C?$ ...
Which one of the following $8085$ microprocessor programs correctly calculates the product of two $8$-bit numbers stored in registers $B$ and $C?$$\begin{array}{ll} {} & ...
Page: