GO Electronics
Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
New Blog
Blogs
Exams
Dark Mode
Filter
Recent
Hot!
Most votes
Most answers
Most views
Previous GATE
Featured
Recent questions in Digital Circuits
0
votes
0
answers
41
GATE ECE 2015 Set 1 | Question: 15
A $16$ Kb ($=16,384$ bits) memory array is designed as a square with an aspect ratio of one (number of rows is equal to the number of columns). The minimum number of address lines needed for the row decoder is ___________
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
55
views
gate2015-ec-1
numerical-answers
digital-circuits
decoders
0
votes
0
answers
42
GATE ECE 2015 Set 1 | Question: 16
Consider a four bit $D$ to $A$ converter. The analog value corresponding to digital signals of values $0000$ and $0001$ are $0$ V and $0.0625$ V respectively. The analog value (in Volts) corresponding to the digital signal $1111$ is _________
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
64
views
gate2015-ec-1
numerical-answers
digital-circuits
0
votes
0
answers
43
GATE ECE 2015 Set 1 | Question: 36
The Boolean expression $F(X,Y,Z) = \overline{X} \: Y \: \overline{Z}+ X \: \overline{Y} \: \overline{Z}+ X \: Y \: \overline{Z} + X \: Y \: Z$ ... $(X+\overline{Y}+\overline{Z})(\overline{X}+Y+Z)(\overline{X}+\overline{Y}+Z)(X + Y + Z)$
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
42
views
gate2015-ec-1
boolean-algebra
digital-circuits
0
votes
0
answers
44
GATE ECE 2015 Set 1 | Question: 38
A $3$-input majority gate is defined by the logic function $M(a,b,c)=ab+bc+ca$. Which one of the following gates is represented by the function $M(\overline{M(a,b,c)}, M(a,b,\overline{c}),c)$? $3$-input NAND gate $3$-input XOR gate $3$-input NOR gate $3$-input XNOR gate
Milicevic3306
asked
in
Digital Circuits
Mar 28, 2018
by
Milicevic3306
15.8k
points
40
views
gate2015-ec-1
digital-circuits
logic-gates
0
votes
0
answers
45
GATE ECE 2014 Set 4 | Question: 14
For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then droop rate decreases and acquisition time decreases droop rate decreases and acquisition time increases droop rate increases and acquisition time decreases droop rate increases and acquisition time increases
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
28
views
gate2014-ec-4
digital-circuits
sample-and-hold-circuits
0
votes
0
answers
46
GATE ECE 2014 Set 4 | Question: 15
In the circuit shown in the figure, if $C=0$, the expression for $Y$ is $Y=A \overline{B} + \overline{A}B$ $Y=A+B$ $Y=\overline{A} + \overline{B}$ $Y=A \: B$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
56
views
gate2014-ec-4
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
47
GATE ECE 2014 Set 4 | Question: 16
The output $(Y)$ of the circuit shown in the figure is $\overline{A} + \overline{B} +C$ $A + \overline{B} \cdot \overline{C} + A \cdot \overline{C}$ $\overline{A} +B+\overline{C}$ $A \cdot B \cdot \overline{C}$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
85
views
gate2014-ec-4
digital-circuits
0
votes
0
answers
48
GATE ECE 2014 Set 4 | Question: 36
An N-type semiconductor having uniform doping is biased as shown in the figure. If $E_C$ is the lowest energy level of the conduction band, $E_V$ is the highest energy level of the valance band and $E_F$ is the Fermi level, which one of the following represents the energy band diagram for the biased N-type semiconductor?
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
49
views
gate2014-ec-4
digital-circuits
semiconductor
0
votes
0
answers
49
GATE ECE 2014 Set 4 | Question: 40
An $8$- to $1$ multiplexer is used to implement a logical function $Y$ as shown in the figure. The output $Y$ is given by $Y = A \: \overline{B} \:C+A \: \overline{C} \:D$ $Y = \overline{A} \: B \:C +A \: \overline{B} \: D$ $Y = A \: B \: \overline{C} + \overline{A} \: C \:D$ $Y= \overline{A} \: \overline{B} \: D + A \: \overline{B} \: C$
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
79
views
gate2014-ec-4
digital-circuits
combinational-circuits
multiplexers
0
votes
0
answers
50
GATE ECE 2014 Set 4 | Question: 42
An $8085$ microprocessor executes $ STA 1234H $ with starting address location $1FFEH$ (STA copies the contents of the Accumulator to the $16$ ... $1FH, FEH, 1FH, FFH, 12H$ $1FH, 1FH, 12H, 12H$ $1FH, 1FH, 12H, 20H, 12H$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
38
views
gate2014-ec-4
digital-circuits
microprocessor-8085
0
votes
0
answers
51
GATE ECE 2014 Set 3 | Question: 15
The circuit shown in the figure is a Toggle Flip Flop JK Flip Flop SR Latch Master-Slave D Flip Flop
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
73
views
gate2014-ec-3
digital-circuits
sequential-circuit
flip-flops
0
votes
0
answers
52
GATE ECE 2014 Set 3 | Question: 16
Consider the multiplexer based logic circuit shown in the figure. Which one of the following Boolean functions is realized by the circuit? $F= W \overline{S_1} \: \overline{S_2}$ $F= WS_1+WS_2 + S_{1}S_{2}$ $F= \overline{W}+S_{1}+S_{2}$ $F= W\oplus S_{1}\oplus S_{2}$
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
87
views
gate2014-ec-3
digital-circuits
combinational-circuits
multiplexers
0
votes
0
answers
53
GATE ECE 2014 Set 3 | Question: 40
If WL is the Word Line and BL the Bit Line, an SRAM cell is shown in
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
42
views
gate2014-ec-3
digital-circuits
sram
0
votes
0
answers
54
GATE ECE 2014 Set 3 | Question: 41
In the circuit shown, $W$ and $Y$ are MSBs of the control inputs. The output $F$ is given by $F= W\overline{X}+\overline{W}X+\overline{Y}\overline{Z}$ $F= W\overline{X}+\overline{W}X+\overline{Y}Z$ $F= W\overline{X}\overline{Y}+\overline{W}X\overline{Y}$ $F= ( \overline{W}+\overline{X} )\overline{Y}\overline{Z}$
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
98
views
gate2014-ec-3
digital-circuits
combinational-circuits
multiplexers
0
votes
0
answers
55
GATE ECE 2014 Set 3 | Question: 42
If $X$ and $Y$ are inputs and the Difference $(D=X-Y)$ and the Borrow $(B)$ are the outputs, which one of the following diagrams implements a half-subtractor?
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
79
views
gate2014-ec-3
digital-circuits
combinational-circuits
half-subtractor-circuit
multiplexers
0
votes
0
answers
56
GATE ECE 2014 Set 3 | Question: 54
A region shown below contains a perfect conducting half-space and air. The surface current $\overrightarrow{K_{s}}$ on the surface of the perfect conductor is $\overrightarrow{K_{s}}= \hat{x}2$ amperes per meter. The tangential $\overrightarrow{H}$ field in the ... per meter $\hat{x}2$ amperes per meter $-\hat{z}2$ amperes per meter $\hat{z}2$ amperes per meter
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
78
views
gate2014-ec-3
digital-circuits
0
votes
0
answers
57
GATE ECE 2014 Set 2 | Question: 14
For an $n$-variable Boolean function, the maximum number of prime implicants is $2(n-1)$ $n/2$ $2^{n}$ $2^{n-1}$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
62
views
gate2014-ec-2
boolean-algebra
digital-circuits
0
votes
0
answers
58
GATE ECE 2014 Set 2 | Question: 15
The number of bytes required to represent the decimal number $1856357$ in packed BCD (Binary Coded Decimal) form is ___________.
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
96
views
gate2014-ec-2
digital-circuits
number-system
number-representation
0
votes
0
answers
59
GATE ECE 2014 Set 2 | Question: 16
In a half-subtractor circuit with $X$ and $Y$ as inputs, the Borrow $(M)$ and Difference $(N = X – Y)$ are given by $M = X \oplus Y, \: \: \: N = XY$ $M = XY, \: \: \:N = X \oplus Y$ $M = \overline{ X}Y, \: \: \: N =X \oplus Y$ $M = X \overline{ Y}, \: \: \: N = \overline{X \oplus Y}$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
58
views
gate2014-ec-2
digital-circuits
combinational-circuits
half-subtractor-circuit
0
votes
0
answers
60
GATE ECE 2014 Set 2 | Question: 17
As FIR system is described by the system function $ H(z) = 1 + \frac{7}{2} z^{-1} + \frac{3}{2}z^{-2}$. The system is maximum phase minimum phase mixed phase zero phase
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
53
views
gate2014-ec-2
digital-circuits
0
votes
0
answers
61
GATE ECE 2014 Set 2 | Question: 41
The outputs of the two flip-flops $Q1$, $Q2$ in the figure shown are initialized to $0,0$. The sequence generated at $Q1$ upon application of clock signal is $01110 \dots$ $01010\dots$ $00110\dots$ $01100\dots$
Milicevic3306
asked
in
Combinational Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
80
views
gate2014-ec-2
digital-circuits
sequential-circuit
flip-flops
0
votes
0
answers
62
GATE ECE 2014 Set 2 | Question: 42
For the $8085$ microprocessor, the interfacing circuit to input $8$-bit digital data $( DI_{0}-DI_{7})$ from an external device is shown in the figure. The instruction for correct data transfer is $\text{MVI A, F8H}$ $\text{IN F8H}$ $\text{OUT F8H}$ $\text{LDA F8F8H}$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
86
views
gate2014-ec-2
digital-circuits
combinational-circuits
microprocessor-8085
0
votes
2
answers
63
GATE ECE 2014 Set 1 | Question: 15
The Boolean expression $(X+Y)(X+\overline{Y}) + \overline{(X\;\overline{Y}) + \overline{X}}$ simplifies to $X$ $Y$ $XY$ $X+Y$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
120
views
gate2014-ec-1
digital-circuits
boolean-algebra
0
votes
0
answers
64
GATE ECE 2014 Set 1 | Question: 16
Five JK flip-flops are cascaded to form the circuit shown in Figure. Clock pulses at a frequency of $1\: MHz$ are applied as shown. The frequency $(\text{in}\:kHz)$ of the waveform at $Q3$ is ________.
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
123
views
gate2014-ec-1
numerical-answers
flip-flops
digital-circuits
0
votes
0
answers
65
GATE ECE 2014 Set 1 | Question: 40
The output $F$ in the digital logic circuit shown in the figure is $F = \overline{X}\:Y\:Z + X\:\overline{Y}\:Z$ $F = \overline{X}\:Y\:\overline{Z} + X\:\overline{Y}\:\overline{Z}$ $F = \overline{X}\:\overline{Y}\:Z + X\:Y\:Z$ $F = \overline{X}\:\overline{Y}\:\overline{Z} + X\:Y\:Z$
Milicevic3306
asked
in
Combinational Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
71
views
gate2014-ec-1
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
66
GATE ECE 2014 Set 1 | Question: 41
Consider the Boolean function $F(w,x,y,z) = wy + xy + \overline{w}\:xyz + \overline{w}\:\overline{x}\:y + xz + \overline{x}\:\overline{y}\:\overline{z}.$ Which one of the following is the complete set of essential prime implicants? $w,y,xz,\overline{x}\:\overline{z}$ $w,y,xz$ $y, \overline{x}\:\overline{y}\:\overline{z}$ $y,xz,\overline{x}\:\overline{z}$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
48
views
gate2014-ec-1
boolean-algebra
digital-circuits
0
votes
1
answer
67
GATE ECE 2014 Set 1 | Question: 42
The digital logic shown in the figure satisfies the given state diagram when $Q1$ is connected to input $A$ of the XOR gate. Suppose the XOR gate is replaced by an XNOR gate. Which one of the following options preserves the state diagram? Input $A$ is ... $A$ is connected to $\overline{Q1}$ and $S$ is complemented Input $A$ is connected to $\overline{Q1}$
Milicevic3306
asked
in
Number Representations
Mar 26, 2018
by
Milicevic3306
15.8k
points
240
views
gate2014-ec-1
digital-circuits
sequential-circuit
0
votes
0
answers
68
GATE ECE 2013 | Question: 45
There are four chips each of $1024\:\text{bytes}$ connected to a $16\:\text{bit}$ address bus as shown in the figure below. $RAMs\: 1, 2, 3$ and $4$ ... $0500H-08FFH, 1500H-18FFH, 3500H-38FFH, 5500H-58FFH$ $0800H-0BFFH, 1800H-1BFFH, 2800H-2BFFH, 3800H-3BFFH$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
113
views
gate2013-ec
digital-circuits
semiconductor
ram
0
votes
0
answers
69
GATE ECE 2013 | Question: 32
Two magnetically uncoupled inductive coils have $Q$ factors $q_{1}$ and $q_{2}$ at the chosen operating frequency. Their respective resistances are $R_{1}$ and $R_{2}.$ When connected in series, their effective $Q$ factor at the same operating frequency is $q_{1} + q_{2}$ ... $(q_{1}R_{2} + q_{2}R_{1})/(R_{1} + R_{2})$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
65
views
gate2013-ec
digital-circuits
0
votes
0
answers
70
GATE ECE 2013 | Question: 12
For $8085$ microprocessor, the following program is executed. $\begin{array}{ll} & MVI\: A, 05H; \\ & MVI\: B, 05H; \\ PTR: & ADD \:B; \\ & DCR \:B; \\ & JNZ\: PTR; \\ & ADI\: 03H; \\ & HLT; \end{array}$ At the end of program, accumulator contains $17H$ $20H $ $23H$ $ 05H$
Milicevic3306
asked
in
Digital Circuits
Mar 26, 2018
by
Milicevic3306
15.8k
points
58
views
gate2013-ec
digital-circuits
microprocessor-8085
0
votes
0
answers
71
GATE ECE 2012 | Question: 43
The state transition diagram for the logic circuit shown is
Milicevic3306
asked
in
Number Representations
Mar 25, 2018
by
Milicevic3306
15.8k
points
63
views
gate2012-ec
digital-circuits
0
votes
0
answers
72
GATE ECE 2012 | Question: 19
In the sum of products function $f(X,Y,Z)=\sum(2,3,4,5)$, the prime implicants are $\overline{X}Y,X\overline{Y}$ $\overline{X}Y,X\overline{Y}\overline{Z},X\overline{Y}Z$ $\overline{X}Y\overline{Z},\overline{X}YZ,X\overline{Y}$ $\overline{X}Y\overline{Z},\overline{X}YZ,X\overline{Y}\overline{Z},X\overline{Y}Z$
Milicevic3306
asked
in
Digital Circuits
Mar 25, 2018
by
Milicevic3306
15.8k
points
70
views
gate2012-ec
digital-circuits
boolean-algebra
0
votes
0
answers
73
GATE ECE 2012 | Question: 7
The output $Y$ of a $2-\text{bit}$ comparator is logic $1$ whenever the $2-\text{bit}$ input $A$ is greater than the $2-\text{bit}$ input $B$. The number of combinations for which the output is logic $1$, is $4$ $6$ $8$ $10$
Milicevic3306
asked
in
Digital Circuits
Mar 25, 2018
by
Milicevic3306
15.8k
points
36
views
gate2012-ec
digital-circuits
0
votes
0
answers
74
GATE ECE 2012 | Question: 6
Consider the given circuit. In the circuit, the race around does not occur occurs when $\text{CLK}=0$ occurs when $\text{CLK}=1$ and $A=B=1$ occurs when $\text{CLK}=1$ and $A=B=0$
Milicevic3306
asked
in
Number Representations
Mar 25, 2018
by
Milicevic3306
15.8k
points
90
views
gate2012-ec
digital-circuits
sequential-circuit
flip-flop
0
votes
0
answers
75
GATE ECE 2018 | Question: 47
The logic gates shown in the digital circuit below use strong pull-down $\text{nMOS}$ transistors for LOW logic level at the outputs. When the pull-downs are off, high-value resistors set the output logic levels to HIGH (i.e. the pull-ups are weak). Note that some nodes ... values of $X_{3}X_{2}X_{1}X_{0}$ (out of the $16$ possible values) that give $Y=1$ is ________.
gatecse
asked
in
Number Representations
Feb 19, 2018
by
gatecse
1.5k
points
128
views
gate2018-ec
numerical-answers
digital-circuits
combinational-circuits
logic-gates
0
votes
0
answers
76
GATE ECE 2018 | Question: 46
In the circuit shown below, a positive edge-triggered $D$ Flip-Flop is used for sampling input data $D_{in}$ using clock $CK$. The XOR gate output $3.3$ volts for logic HIGH and $0$ volts for logic LOW levels. The data bit and clock periods are ... period is $0.3$, the average value (in volts, accurate to two decimal places) of the voltage at node $X$, is _________.
gatecse
asked
in
Number Representations
Feb 19, 2018
by
gatecse
1.5k
points
122
views
gate2018-ec
numerical-answers
digital-circuits
sequential-circuit
flip-flops
0
votes
0
answers
77
GATE ECE 2018 | Question: 45
A junction is made between $p^{-Si}$ with doping density $N_{A1}=10^{15}cm^{-3}$ and $p^{Si}$ with doping density $N_{A2}=10^{17}cm^{-3}.$ Given: Boltzmann constant $k=1.38\times 10^{-23}J\cdot K^{-1},$ electronic charge ... the magnitude of the built-in potential (in volts, correct to two decimal places) across this junction will be __________.
gatecse
asked
in
Digital Circuits
Feb 19, 2018
by
gatecse
1.5k
points
98
views
gate2018-ec
numerical-answers
boltzman-constant
doping
digital-circuits
1
vote
1
answer
78
GATE ECE 2018 | Question: 31
A four-variable Boolean function is realized using $4\times 1$ multiplexers as shown in the figure. The minimized expression for $\text{F(U,V,W,X)}$ is $\left ( UV+\overline{U}\:\overline{V}\right )\overline{W}$ ... $\left ( U\:\overline{V}+\overline{U}\:V\right )\left (\overline{W}\: \overline{X}+\overline{W}\:X\right )$
gatecse
asked
in
Number Representations
Feb 19, 2018
by
gatecse
1.5k
points
241
views
gate2018-ec
digital-circuits
combinational-circuits
multiplexers
0
votes
0
answers
79
GATE ECE 2018 | Question: 19
A traffic signal cycles from $\text{ GREEN to YELLOW, YELLOW to RED and RED to GREEN.}$ In each cycle, $\text{GREEN}$ is turned on for $70$ seconds,$\text{YELLOW}$ is turned on for $5$ seconds and the $\text{RED}$ is turned on $75$ ... $5$ second period. The minimum number of flip-flops required to implement this $\text{FSM}$ is _________.
gatecse
asked
in
Digital Circuits
Feb 19, 2018
by
gatecse
1.5k
points
85
views
gate2018-ec
numerical-answers
digital-circuits
sequential-circuit
flip-flops
0
votes
0
answers
80
GATE ECE 2018 | Question: 9
A function $F(A, B, C)$ defined by three Boolean variables $\text{A, B and C}$ when expressed as sum of products is given by $F=\overline{A}\:.\overline{B}\:.\overline{C}+\overline{A}\:.B\:.\overline{C}+A\:.\overline{B}\:.\overline{C}$ ...
gatecse
asked
in
Digital Circuits
Feb 19, 2018
by
gatecse
1.5k
points
68
views
gate2018-ec
digital-circuits
boolean-algebra
Page:
« prev
1
2
3
next »
Top Users
Dec 2022
Welcome to GO Electronics, where you can ask questions and receive answers from other members of the community.
Recent questions in Digital Circuits